


# Tanner AMS IC Design Flow



End-to-end design flow for AMS IC design.

## THE FULL-FLOW AMS SOLUTION

The Tanner AMS IC design flow is a complete end-to-end design flow for analog/mixed-signal (AMS) IC designs. The flow consists of highly integrated front and back-end tools, from schematic capture, mixed-signal simulation and waveform probing to physical layout and foundry-compatible physical verification. All the tools in the flow share a common architecture and user interface.

Considered together these tools comprise a suite that is interoperable with many popular industry tools and industry-standard netlists. The suite minimizes risk by providing foundry support, including many foundry-certified PDKs. The tools are intuitive, easy to use and accessible from anywhere because they are platform-independent, with versions available for both Windows and Linux.

## FEATURES AND BENEFITS:

- Complete, full-flow analog/mixed-signal (AMS) IC design suite
- OpenAccess, LEF/DEF, Liberty and SDF support
- Simulate combined netlists at various abstraction levels: behavioral models, block-level RTL, gate- and transistor-level blocks
- Debugging and advanced verification with System Verilog, Verilog, Verilog-AMS, Verilog-A and VHDL
- Top-down, mixed-signal co-simulation
- Proven, compatible synthesis with DFT support
- High-speed timing analysis
- All-angle layout editor with interactive/real-time DRC
- Hierarchical DRC and netlist extraction with Calibre compatibility
- Productive place and route for AMS design
- Foundry PDK support
- Platform independence on Windows or Linux
- Intuitive and easy to use; quick learning curve
- Unparalleled customer support
- Flexible licensing

Tanner AMS IC Design Flow	
Schematic capture	✓
Waveform editor	✓
Spice simulation	✓
Behavioral modeling	✓
Mixed-signal analysis	✓
Digital RTL simulation	✓
Layout editor	✓
Interactive or real-time DRC	✓
Node highlighting	✓
Pad cross-reference extractor	✓
Schematic-driven layout	✓
Chip assembly router	✓
Analog layout acceleration	✓
Design rule checking, DRC & LVS	✓
2D parasitic extraction	✓
3D parasitic extraction	✓
Calibre interface	✓
Standard cell place & route	✓
Synthesis	✓
Static timing analysis	✓
Design for test	✓
Automatic test pattern generation	✓

**For the latest product information, contact us at: [www.mentor.com](http://www.mentor.com), (800) 547-3000**

©2015 Mentor Graphics Corporation, all rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation and may be duplicated in whole or in part by the original recipient for internal business purposes only, provided that this entire notice appears in all copies. In accepting this document, the recipient agrees to make every reasonable effort to prevent unauthorized use of this information. All trademarks mentioned in this document are the trademarks of their respective owners.

**Corporate Headquarters**  
**Mentor Graphics Corporation**  
 8005 SW Boeckman Road  
 Wilsonville, OR 97070-7777  
 Phone: 503.685.7000  
 Fax: 503.685.1204

**Sales and Product Information**  
 Phone: 800.547.3000  
[sales\\_info@mentor.com](mailto:sales_info@mentor.com)

**Silicon Valley**  
**Mentor Graphics Corporation**  
 46871 Bayside Parkway  
 Fremont, CA 94538 USA  
 Phone: 510.354.7400  
 Fax: 510.354.7467

**North American Support Center**  
 Phone: 800.547.4303

**Europe**  
**Mentor Graphics**  
 Deutschland GmbH  
 Arnulfstrasse 201  
 80634 Munich  
 Germany  
 Phone: +49.89.57096.0  
 Fax: +49.89.57096.400

**Pacific Rim**  
**Mentor Graphics (Taiwan)**  
 11F, No. 120, Section 2,  
 Gongdao 5th Road  
 HsinChu City 300,  
 Taiwan, ROC  
 Phone: 886.3.513.1000  
 Fax: 886.3.573.4734

**Japan**  
**Mentor Graphics Japan Co., Ltd.**  
 Gotenyama Garden  
 7-35, Kita-Shinagawa 4-chome  
 Shinagawa-Ku, Tokyo 140-0001  
 Japan  
 Phone: +81.3.5488.3033  
 Fax: +81.3.5488.3004



MGC 07-15 1033500-w