

Questa 10.3 Series Product Comparison			
Feature	Questa Core	Questa Prime	Questa Ultra
	Large Block/System Simulation and ABV	Advanced Verification, All Languages	Advanced Verification, All Languages, Fastest Closure
<b>General</b>			
Licensing - Floating License	■	■	■
Language Neutral License	Option (LNL)	■	■
ASIC Sign-Off	■	■	■
Platform-Independent Compiled Database	■	■	■
Native-Compiled Architecture	■	■	■
Incremental Compilation	■	■	■
32/64-Bit Cross-Compatibility	■	■	■
<b>Languages</b>			
SystemVerilog IEEE1800 Design	■	■	■
SystemVerilog IEEE1800 Verification	Assertions Only	■	■
VHDL (including VHDL-2008)	VHDL, LNL or Mixed	■	■
Verilog	VLOG, LNL or Mixed	■	■
Mixed Language	Mixed	■	■
PSL (IEEE 1850)	■	■	■
Verilog PLI/VPI	■	■	■
SystemVerilog Direct Programming Interface	■	■	■
VHDL FLI	■	■	■
UPF 1.1 and 2.0 (IEEE 1801)	Option (PA Sim)	Option (PA Sim)	■
SystemC 2.2 (IEEE 1666/OSCI 2.2)	Option (SystemC)	■	■
Analog/Mixed Signal (Advance MS Product)	Questa ADMS	Questa ADMS	Questa ADMS
<b>Advanced Verification</b>			
Assertion-Based Verification	■	■	■
Questa Verification Library (Assertion Checker & Monitor Library)	OVL and QVLChecker Library Only	■	■
SystemVerilog Constrained-Random Test Generation		■	■
SystemVerilog Covergroups (and Coverpoints)		■	■
Open Verification Methodology (OVM)		■	■
Unified Verification Methodology (UVM)		■	■
Power Aware Simulation		Option(PA Sim)	■
inFact Testbench Automation		Add On Product	■
Codelink (Processor-Based Verification)		Add On Product	Add On Product
Questa Verification Components (Questa Verification IP Library)		Add On Product	Add On Product
<b>Verification Management &amp; Coverage</b>			
Code Coverage (with Toggle Coverage)	■	■	■
Functional Coverage	PSL and SVA Cover directive	■	■
Unified Coverage DataBase (UCDB)	Code Coverage and PSL and SVA Assert and Cover	■	■
Coverage Viewer	Code Coverage and PSL and SVA Assert and Cover	■	■
Test Ranking	Code Coverage and PSL and SVA Assert and Cover	■	■
Test Plan Tracking with Excel/OpenOffice plugin	Option (VM)	■	■
Verification Results Analysis and database	Option (VM)	■	■
Verification Run Management (regressions)	Option (VM)	■	■
<b>Design Entry, Debug, and Analysis</b>			
HDL Editor	■	■	■
Integrated Project Manager	■	■	■
Source Code Templates and Wizards	■	■	■
Interactive & Post-Simulation Debug	■	■	■
Dataflow Graphical & Textual Causality Traceback	■	■	■
Schematic viewer	■	■	■
Advanced FSM Debug	■	■	■
Source Annotation	■	■	■
Hyperlinked Navigation	■	■	■
Class Browser	■	■	■
Dynamic Thread Debug & Control	■	■	■
OVM/UVM - Aware Debugging	■ <sup>3</sup>	■	■
Assertion Thread Viewer	■	■	■
C Debugger	Option <sup>1</sup>	■	■
Memory Window	■	■	■
Multiple Waveform Windows	■	■	■
Extra Standalone Viewer	Option	Option	Option
Waveform Compare	■	■	■
Transaction Viewing and Analysis	Option <sup>1</sup>	■	■
Protocol Recognition with transactions		Option <sup>2</sup>	Option <sup>2</sup>
JobSpy	■	■	■
SignalSpy	■	■	■
User-Customizable GUI (via Tk)	■	■	■
<b>Simulation</b>			
Single-Kernel Simulation Engine	■	■	■
Verilog RTL & Gate Performance Optimizations	■	■	■
VHDL RTL & VITAL Performance Optimizations	■	■	■
Performance and Memory Profiler	■	■	■
Dynamic Object Capacity Profiler	■	■	■
Simulation & Compile Flow Optimizations	■	■	■
Waveform Management Tool Set	■	■	■
VCD and Extended VCD Support	■	■	■
VCD Re-Simulation	■	■	■
Batch Mode Simulation	■	■	■
Integrated Sim Farm Support (via JobSpy)	■	■	■
Interactive Simulation	■	■	■
Checkpoint & Restore	■	■	■
VHDL 2008 Encryption	■	■	■
Verilog 2005 Encryption	■	■	■
SecureIP	■	■	■
<b>Platform Support</b>			
32-Bit OS Support	Linux, Windows XP/Vista, Win7,8 <sup>4</sup>	Linux, Windows XP/Vista, Win7,8 <sup>4</sup>	Linux
64-Bit OS Support	Linux x86-64, Win7,8-64 <sup>5</sup>	Linux x86-64, Win7,8-64 <sup>5</sup>	Linux x86-64

1 - Included in SystemC Option

4 - LINUX RHEL 4,5,6 SLES 10,11 Windows 32 XP, Vista, Windows 7

2 - Included with Questa Verification IP

5 - LINUX RHEL 4,5,6 SLES 10,11 Windows 64 Windows 7

3 - OVM and UVM Aware Debugger is present but things like randomize, and functional coverage for OVM/UVM are not available

NOTE - not available on Windows: wlf threads, vopt threads, multi-core

MS 10.3a

**Mentor Graphics Company Confidential**  
**© 2005 Mentor Graphics Corporation**  
**All Rights Reserved.**

This document contains information that is confidential and proprietary to Mentor Graphics Corporation. This information is supplied for identification, maintenance, evaluation, engineering, and inspection purposes only, and shall not be duplicated or disclosed without prior written permission from an authorized representative of Mentor Graphics. This document and any other confidential information shall not be released to any third party without a valid Confidential Information Exchange agreement signed by the third party and an authorized Mentor Graphics representative. In accepting this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use of this information.