|
|
|
|
|
|
|
|
 |
| |
|
|

|
| |
|
|
|
| |
|
|
|
|

|
|

|
|
|
C·¹º§ ÆÄ¿ö ºÐ¼® µµ±¸
|
|
Design Data Management Solution
|
|
| |
|
|
|
|

|
|

|
|
|
NetlistºÐ¼® µµ±¸
|
|
ÇÕ¼º ¹× ŸÀֺ̹м® Åø
|
|
| |
|
|
|
|

|
|

|
|
|
SoC¿ë ¸Þ¸ð¸® Ư¼º ÃßÃâ
|
|
HDL Design, Simulation & Debugging
|
|
| |
|
|
|
|

|
|

|
|
|
Analog¼³°è ÀÚµ¿Èµµ±¸
|
|
PCB ¼³°è, ºÐ¼® ¹× °ËÁõ µµ±¸
|
|
| |
|
|
|
|

|
|

|
|
|
Next_Generation Strandard
Layout Viewe
|
|
Coverage Verification
|
|
| |
|
|
|
|
|
| |
|

|
| |
|
|
|
MMAV¢â
|
Standard
solution
for
memory
model |
| |
PureSpec¢â
|
High-quality
verification
IP for
standard
interfaces |
| |
Databahn¢â
|
Memory
controller
IP for
DRAM
and
Flash
Memory |
| |
Blueprint¢â |
Progmatic
ESL
for
generating
and
marging registers |
| |
Spectra¢â
|
NAND
Flash
File
System |
|
|
| |
|

|
 |
Mixed-signal ÆÄ¿îµå¸® |
|
|
| |
|
|
|
|
| |
|
|
|