HOME > Á¦Ç°¼Ò°³
 

       
       

C/C++ ȤÀº SystemC·Î ¼³°èµÈ µðÀÚÀο¡ ´ëÇÑ power ºÐ¼®À» °¡´ÉÇÏ°Ô ÇØ¼­ Algorithm ´Ü°è¿¡¼­ºÎÅÍ power¸¦ °í·Á ÇÒ ¼ö ÀÖ°Ô ÇØÁÖ´Â tool

 

design data management solution

 

C·¹º§ ÆÄ¿ö ºÐ¼® µµ±¸

 

Design Data Management Solution

 
       

Schematic Viewer¸¦ ÅëÇØ Verilog/Spice netlistÀÇ deguggingÀ» ¿ëÀÌÇÏ°Ô ÇØ ÁÜ

 

Logic/physical synthesis and STA

 

NetlistºÐ¼® µµ±¸

 

ÇÕ¼º ¹× ŸÀֺ̹м® Åø

 
       

¸Þ¸ð¸® ÄÄÆÄÀÏ·¯°¡ ¸¸µç ¸Þ¸ð¸®¿¡ ´ëÇÑ Æ¯¼ºÀ» Spice Simulator¸¦ ÀÌ¿ëÇØ Á¤È®ÇÑ °ªÀ¸·Î ÃßÃâÇØ ÁÜ

 

Mentor Graphicsȍ˂ FPGA/PLD Design, Simulation, Synthesis Tool

 

SoC¿ë ¸Þ¸ð¸® Ư¼º ÃßÃâ

 

HDL Design, Simulation & Debugging

 
       

Analog ȸ·Î ¼³°è¸¦ ºÐ¼®(Analysis)Çϰí ÁÖ¾îÁø Á¶°Ç¿¡ ¸Â´Â ÃÖÀûÀÇ parameter°ªÀ» ã¾ÆÁÜ(Optimization)

 

PCB Design, Analysis & Verification Tool

 

Analog¼³°è ÀÚµ¿È­µµ±¸

 

PCB ¼³°è, ºÐ¼® ¹× °ËÁõ µµ±¸

 
       

tool corporation

 

Spec, Functional, Code coverage ºÐ¼® ¹× formal verificationÀ» ÅëÇÑ µðÀÚÀÎ °ËÁõ

 

Next_Generation Strandard

Layout Viewe

 

Coverage Verification

 
 
 

 
DDR memory, PCI Express architectures¿Í °°Àº º¹ÀâÇÑ Interface¿ë IP¸¦ Á¦°øÇÕ´Ï´Ù MMAV¢â
Standard solution for memory model
   PureSpec¢â
 High-quality verification IP for standard interfaces
   Databahn¢â
 Memory controller IP for DRAM and Flash Memory
  Blueprint¢â  Progmatic ESL for generating and marging registers
  Spectra¢â
 NAND Flash File System
 

¼¼°è ÃÖ°íÀÇ Mixed-signalÀü¹® ÆÄ¿îµå¸®ÀÇ ½±°í ´Ù¾çÇÑ °í¼º´ÉÀÇ ±â¼ú·Î ±Í»çÀÇ Ä¨À» Á¦ÀÛÇϽʽÿÀ Mixed-signal ÆÄ¿îµå¸®
 

´Ù¾çÇÑ È¯°æÀÇ Verification¿¡ ±æÀâÀ̰¡ µÇ¾îµå¸®¸ç ÀåºñÀӴ븦 ¼­ºñ½º Çϰí ÀÖ½À´Ï´Ù.