HOME > Á¦Ç°¼Ò°³ > EDA ¼Ö·ç¼Ç > Incentia Design System
 
 
DesignCraft TimeCraft DesignCraft Pro  
TestCraft
ClockCraft

°ü·ÃÀÚ·á

 
 
 
     
 

ClockCraft

ClockCraft´Â CTS(Clock Tree Synthesis)¸¦ ´ã´çÇÏ´Â ÅøÀ̸ç, ÃÖ¼ÒÀÇ clock buffer¸¦ »ç¿ëÇÏ¿© ÃÖÀûÀÇ clock skew¸¦ Á¦°øÇÏ¿© ÁÝ´Ï´Ù. ±âÁ¸ÀÇ CTS Åø¿¡ ºñÇØ ¾à 10¹è ºü¸¥ ¼º´ÉÀ» º¸À̸ç skew¶ÇÇÑ 50%Á¤µµ Çâ»ó ½ÃÄÑ ÁÝ´Ï´Ù. ClockCraft´Â stand-aloneÀ¸·Î »ç¿ëÇÒ ¼ö ÀÖ°í DesignCraft Pro¿Í ÇÔ²² »ç¿ëÇÒ ¼öµµ ÀÖ½À´Ï´Ù. ClockCraftÀÇ flow´Â ´ÙÀ½°ú °°½À´Ï´Ù.


Features

Minimal skew results
°¡Àå ÀûÀº ¼öÀÇ clock buffer¸¦ »ç¿ëÇÏ¿© ´Ù¸¥ CTS Åø ´ëºñ ¾à 50%Á¤µµ Çâ»óµÈ skew °á°ú¸¦ ³»¾î ÁÝ´Ï´Ù.

Super-fast synthesis speed
µ¶ÀÚÀûÀÎ ISU (Incremental Skew Update) techniqueÀ¸·Î ¼öÇà½Ã°£À» 10¹è °¡·® ´ÜÃà ½ÃÄÑ ÁÝ´Ï´Ù.

Efficient memory usage
Clock leaf °¡ 200,000 ÀÌ»óÀ̸ç, 200°³ÀÇ clock domains À» °¡Áø µðÀÚÀÎÀ» ½±°Ô synthesisÇÒ ¼ö ÀÖ½À´Ï´Ù.

Rich features
- Complex clock structure handling - gated clock, re-convergent clock
- Case analysis handling - Skew balancing in different clock domains
- Flexibility of setting desired clock tree structure, insertion delay, skew, transition and clock buffer
- Useful skew for final timing improvement

Unique capabilities
- Interactive Clock Tree Management - Clock skew optimization with on-chip variation

Compatible methodology for easy adoption

Easy to use Tcl-based Shell and GUI