HOME > Á¦Ç°¼Ò°³ > EDA¼Ö·ç¼Ç
 

       
       

C/C++ ȤÀº SystemC·Î ¼³°èµÈ µðÀÚÀο¡ ´ëÇÑ power ºÐ¼®À» °¡´ÉÇÏ°Ô ÇØ¼­ Algorithm ´Ü°è¿¡¼­ºÎÅÍ power¸¦ °í·Á ÇÒ ¼ö ÀÖ°Ô ÇØÁÖ´Â tool

 

C/C++ ȤÀº SystemC·Î ¼³°èµÈ µðÀÚÀο¡ ´ëÇÑ power ºÐ¼®À» °¡´ÉÇÏ°Ô ÇØ¼­ Algorithm ´Ü°è¿¡¼­ºÎÅÍ power¸¦ °í·Á ÇÒ ¼ö ÀÖ°Ô ÇØÁÖ´Â tool

 

Multiple-FPGA Partition

 

C·¹º§ ÆÄ¿ö ºÐ¼® µµ±¸

 
       

Schematic Viewer¸¦ ÅëÇØ Verilog/Spice netlistÀÇ deguggingÀ» ¿ëÀÌÇÏ°Ô ÇØ ÁÜ

 

Logic/physical synthesis and STA

 

Design Data Management Solution

 

NetlistºÐ¼® µµ±¸

 
       

¸Þ¸ð¸® ÄÄÆÄÀÏ·¯°¡ ¸¸µç ¸Þ¸ð¸®¿¡ ´ëÇÑ Æ¯¼ºÀ» Spice Simulator¸¦ ÀÌ¿ëÇØ Á¤È®ÇÑ °ªÀ¸·Î ÃßÃâÇØ ÁÜ

 

Mentor Graphicsȍ˂ FPGA/PLD Design, Simulation, Synthesis Tool

 

ÇÕ¼º ¹× ŸÀֺ̹м® Åø

 

SoC¿ë ¸Þ¸ð¸® Ư¼º ÃßÃâ

 
       

¸Þ¸ð¸® ÄÄÆÄÀÏ·¯°¡ ¸¸µç ¸Þ¸ð¸®¿¡ ´ëÇÑ Æ¯¼ºÀ» Spice Simulator¸¦ ÀÌ¿ëÇØ Á¤È®ÇÑ °ªÀ¸·Î ÃßÃâÇØ ÁÜ

 

Mentor Graphicsȍ˂ FPGA/PLD Design, Simulation, Synthesis Tool

 

HDL Design, Simulation & Debugging

 

Analog¼³°è ÀÚµ¿È­µµ±¸

 
       

Analog ȸ·Î ¼³°è¸¦ ºÐ¼®(Analysis)Çϰí ÁÖ¾îÁø Á¶°Ç¿¡ ¸Â´Â ÃÖÀûÀÇ parameter°ªÀ» ã¾ÆÁÜ(Optimization)

 

PCB Design, Analysis & Verification Tool

 

High-Speed Prototyping Platforms

 

PCB ¼³°è, ºÐ¼® ¹× °ËÁõ µµ±¸

 
       

tool corporation

 

Next_Generation Strandard

Layout Viewer

   
 

´Ù¾çÇÑ È¯°æÀÇ Verification¿¡ ±æÀâÀ̰¡ µÇ¾îµå¸®¸ç ÀåºñÀӴ븦 ¼­ºñ½º Çϰí ÀÖ½À´Ï´Ù ´Ù¾çÇÑ È¯°æÀÇ Verification¿¡ ±æÀâÀ̰¡ µÇ¾îµå¸®¸ç ÀåºñÀӴ븦 ¼­ºñ½º Çϰí ÀÖ½À´Ï´Ù