| |
|
|
|
| |
|
|
|
|

|
|

|
|
|
FPGA ÀÚµ¿ ºÐȰ ¹× ÃÖÀûÈ Åø
|
|
C·¹º§ ÆÄ¿ö ºÐ¼® µµ±¸
|
|
| |
|
|
|
|

|
|

|
|
|
µðÀÚÀÎ µ¥ÀÌŸ °ü¸® Åø
|
|
Spice, Gate-Level-Netlist ºÐ¼® Åø
|
|
| |
|
|
|
|

|
|

|
|
|
Ãʰí¼Ó STA ŸÀÌ¹Ö ºÐ¼® Åø
|
|
SoC¿ë ¸Þ¸ð¸® Ư¼º ÃßÃâ
|
|
| |
|
|
|
|
![Mentor Graphicsȍ˂ FPGA/PLD Design, Simulation, Synthesis Tool]()
|
|

|
|
|
HDL Design, Simulation & Debugging
|
|
Analog¼³°è ÀÚµ¿Èµµ±¸
|
|
| |
|
|
|
|

|
|

|
|
|
On-Chip FPGA °ËÁõ Åø
|
|
PCB ¼³°è, ºÐ¼® ¹× °ËÁõ µµ±¸
|
|
| |
|
|
|
|

|
|
|
|
Â÷¼¼´ë °í¼Ó ·¹À̾ƿô ºä¾î
|
|
|
|
|
|
|
|
|