HOME > Á¦Ç°¼Ò°³ > EDA¼Ö·ç¼Ç
 

       
       

¿©·¯°³ÀÇ FPGA ¸¦ ÀÌ¿ëÇÒ¶§ ÀÚµ¿À¸·Î FPGA ÆÄÆ®¼Å´×°ú ÃÖÀûÈ­¸¦ µµ¿ÍÁÖ´Â Åø

 

C/C++ ȤÀº SystemC·Î ¼³°èµÈ µðÀÚÀο¡ ´ëÇÑ power ºÐ¼®À» °¡´ÉÇÏ°Ô ÇØ¼­ Algorithm ´Ü°è¿¡¼­ºÎÅÍ power¸¦ °í·Á ÇÒ ¼ö ÀÖ°Ô ÇØÁÖ´Â tool

 

FPGA ÀÚµ¿ ºÐȰ ¹× ÃÖÀûÈ­ Åø

 

C·¹º§ ÆÄ¿ö ºÐ¼® µµ±¸

 
       

Design, Library data °ü¸®¹× ¹öÀü °ü¸®¸¦ ½±°Ô µµ¿Í ÁÖ´Â Åø

 

Schematic Viewer¸¦ ÅëÇØ Verilog/Spice netlistÀÇ deguggingÀ» ¿ëÀÌÇÏ°Ô ÇØ ÁÜ

 

µðÀÚÀÎ µ¥ÀÌŸ °ü¸® Åø

 

Spice, Gate-Level-Netlist ºÐ¼® Åø

 
       

Logic/physical synthesis and STA

 

¸Þ¸ð¸® ÄÄÆÄÀÏ·¯°¡ ¸¸µç ¸Þ¸ð¸®¿¡ ´ëÇÑ Æ¯¼ºÀ» Spice Simulator¸¦ ÀÌ¿ëÇØ Á¤È®ÇÑ °ªÀ¸·Î ÃßÃâÇØ ÁÜ

 

Ãʰí¼Ó STA ŸÀÌ¹Ö ºÐ¼® Åø

 

SoC¿ë ¸Þ¸ð¸® Ư¼º ÃßÃâ

 
       

Mentor Graphicsȍ˂ FPGA/PLD Design, Simulation, Synthesis Tool

 

Analog ȸ·Î ¼³°è¸¦ ºÐ¼®(Analysis)Çϰí ÁÖ¾îÁø Á¶°Ç¿¡ ¸Â´Â ÃÖÀûÀÇ parameter°ªÀ» ã¾ÆÁÜ

 

HDL Design, Simulation & Debugging

 

Analog¼³°è ÀÚµ¿È­µµ±¸

 
       

Innovative Provider of Test debug and Verification solutions

 

PCB Design, Analysis & Verification Tool

 

On-Chip FPGA °ËÁõ Åø

 

PCB ¼³°è, ºÐ¼® ¹× °ËÁõ µµ±¸

 
       

°£´ÜÇÑ Edit ±â´ÉÀ» °¡Áø Â÷¼¼´ë °í¼Ó ·¹À̾ƿô ºä¾î

   

Â÷¼¼´ë °í¼Ó ·¹À̾ƿô ºä¾î

   

   
 

»çÃâ ¼ºÇü ÇØ¼® ÇÁ·Î±×·¥ ÇÃ¶ó½ºÆ½ »çÃâ ¼ºÇü ÇØ¼® ÇÁ·Î±×·¥
 

´Ù¾çÇÑ È¯°æÀÇ Verification¿¡ ±æÀâÀ̰¡ µÇ¾îµå¸®¸ç ÀåºñÀӴ븦 ¼­ºñ½º Çϰí ÀÖ½À´Ï´Ù